



MORI Page 2 of 17 HITA.0507

FIG.2





## FIG.4

ACCESS/NO ACCESS TO MEMORY IN MEMORY CONTROL SECTION TARGET NODE(ENTIRE MPU COMMUNICATIONS, SPECIFIC MPU ID OF ADDRESSEE IF SECTION (e.g., 64 IF SECTIONS: 0-63(EACH IF SECTION), 128(EVERY IF SECTION), 255(MEMORY SECTION)) COMMUNICATIONS, CACHE MEMORY COMMUNICATIONS ACCESS/NO ACCESS TO MEMORY IN SWITCH DATA TYPE(CONTROL DATA OR DATA) ACCESSING ADDRESS e.g., MEMORY DATA SECTION(12) ID OF ADDRESSER IF SECTION PRIORITY INFORMATION DETAILS COMMUNICATIONS **ACCESS ADDRESS** LESS-BROAD CLASSIFICATION ADDRESSER ID ADDRESSEE ID **ATTRIBUTE** CLASSIFICATION HEADER SECTION(11) HEADER SECTION BROAD

**ACTUAL DATA/CONTROL DATA** 

DATA/CONTROL DATA

DATA SECTION

CHECK CODE

DATA LENGTH

DATA PROTECTION CODE

**ACCESSING DATA LENGTH** 

FIG5


**FIG.6** 

MORI Page 7 of 17 HITA.0507

FIG.7 **MASTER** PATH SWITCH **CACHE MEMORY** IF SECTION SECTION SECTION MPU SCTL MEM2 **MACTL** MEM3 MEM1 S701 **S700** READING DETERMINATION **REQUEST OF** AS CACHE MEMORY CONTROL DATA COMMUNICATIONS TO CACHE MEMORY SECTION COMMUNICATIONS ATTRIBUTE NO MEM2 ACCESSIBLE? YES S702 **S703 HIT ACKNOWLEDGE** TO MEM2 **S704** NO HIT? YES **S705** TRANSMISSION OF HIT CONTROL DATA **S707 READING REQUEST** OF CONTROL DATA **S708** COMMUNICATIONS NO **ATTRIBUTE** MEM3 ACCESSIBLE? YES S709 HIT ACKNOWLEDGE TO MEM3 S710 NO HIT? YES S711 TRANSMISSION OF HIT CONTROL DATA **S712 READING OF** CONTROL **DATA FROM MEM1 S713 S706** TRANSMISSION **RECEPTION OF** CONTROL DATA OF CONTROL DATA **READ FROM MEM1** 


MORI Page 8 of 17 HITA.0507


FIG.8



MORI Page 9 of 17 HITA.0507


FIG.9






MORI Page 11 of 17 HITA.0507

**FIG.11** 





MORI Page 13 of 17 HITA.0507

**FIG.13** 

